Abstract-Using the reduced redundant power processing (R 2 P 2 ) principle, a single-phase power-factor correction (PFC) power supply can achieve a higher overall efficiency as a result of the use of a noncascading structure that involves less repeated processing of the input power. This paper investigates a single-phase noncascading PFC power supply based on the R 2 P 2 principle. The circuit employs a current-fed full-bridge converter as the PFC preregulator, and a buck-boost converter as the voltage regulator. This paper addresses the design of this noncascading PFC power supply and in particular the relationships between the gained efficiency, the transient response and the size of the energy storage. Experimental results obtained from a 1 kW laboratory prototype are presented.
I. INTRODUCTION

L
OW INPUT current harmonic distortion is an essential requirement of ac-dc power supplies that derive power directly from the ac mains [1] , [2] . Despite its simplicity, the conventional design of ac-dc power supplies based on cascading a power-factor correction (PFC) preregulator and a voltage regulator incurs an efficiency penalty due to redundant power processing, as illustrated in the power flow diagram shown in Fig. 1 . To improve the overall efficiency, many noncascading structures have been proposed for ac-dc power supplies [3] - [10] . These noncascading PFC power supplies allow part of the input power to be processed by only one power stage, thereby reducing the amount of power redundantly processed by the two constituent power converters. A unified solution for generating the noncascading PFC power supplies based on the reduced redundant power processing (R 2 P 2 ) principle has been presented in Tse et al. [11] , [12] . While the basic theoretical considerations and circuit synthesis procedures were reported [11] , [12] , practical design considerations and evaluations for high power applications have not been addressed. In this paper, we consider the practical design and implementation of a specific noncascading power flow structure of PFC power supplies, which is shown in Fig. 2 . Specifically, the noncascading PFC power supply studied in this paper belongs to the Type I-IIIB configuration described in [11] and [12] . Other noncascading power supplies have also been reported elsewhere [7] - [10] . However, in much of the previous studies, the focus was on one particular performance area. For instance, the main focus in [7] - [9] was on the efficiency improvement of the power supply, whereas the main focus in [10] was to reduce the voltage of the energy storage capacitor. Our objective in this paper, however, is to provide a detailed consideration of several practical issues related to the design of a noncascading ac-dc PFC power supply. Specifically, we will examine the relationships between the gained efficiency, the load transient response and the energy storage requirement.
The power supply under study consists of a current-fed fullbridge converter which serves as the PFC preregulator and a 0278-0046/$25.00 © 2008 IEEE buck-boost converter which acts as the voltage regulator. Both regulators are operated in continuous conduction mode (CCM). The advantage of CCM is that the current stress of the devices of the regulators is relatively low, and hence is more suitable for high power applications.
Section II shows the theoretical analysis of an ac-dc power supply that adopts the aforementioned noncascading structure and the analysis includes deriving the relationships between the efficiency gain, the load transient response and the size of the energy storage. Section III presents some practical problems related to circuit implementation of the PFC power supply. In Section IV, some experimental results under various operating conditions will be given. Finally, a conclusion is given in Section V.
II. THEORETICAL ANALYSIS OF THE NONCASCADING PFC POWER SUPPLY
The schematic of the PFC power supply under study is shown in Fig. 3 . It consists of a current-fed full-bridge converter and a buck-boost converter connected in a noncascading fashion. To maintain power balance, a low-frequency storage element is required to buffer the difference between the instantaneous input power and output power. Capacitor C B and C o are connected serially. The series combination forms the loading for the current-fed full-bridge converter. Thus, a portion of the output energy from the converter is transferred directly to the output since C o is in parallel with the load. Because of the tight regulation of the buck-boost converter, the voltage of C o is relatively free of low-frequency ripple. Therefore, as far as the current-fed full-bridge converter is concerned, the capacitance of C o can be considered practically as a voltage source and only C B serves as an energy storage element. Furthermore, the dc output voltage of the current-fed full-bridge converter must be larger or equal to V out to meet the load voltage regulation requirement.
A. Split Factor Versus Efficiency Gain
One crucial parameter in the design of a noncascading ac-dc PFC power supply is the fraction of input power which is processed only once, i.e., by only one converter [11] , [12] . The theoretical efficiency of the noncascading PFC power supply can be evaluated by the following equation: where η P1 and η P2 are the efficiencies of the preregulator and the voltage regulator, respectively, and k is the split factor which is defined as the ratio at which the amount of the input power is split at the output of the preregulator to the output load. The efficiency gain of the noncascading power supply is kη P1 (1 − η P2 ). Obviously, the overall efficiency depends on the preregulator efficiency since the total input power from the ac mains must be processed by the preregulator before it is transferred to the load or the voltage regulator.
B. Split Factor Versus Transient Response
In the noncascading power supply, k affects the efficiency gain and the load transient response. The total current harmonic distortion is independent of this factor due to the input current being fully processed by the PFC preregulator. Referring to Figs. 3 and 4, we can write
From (2) and (3), we have
where P PFC and I PFC are the output power and the output current of the current-fed full-bridge converter, and P direct denotes the amount of output power of the converter directly transferred to the load. Also, (v r sin 2ωt)/2 and V B represent the low-frequency ripple voltage and the static voltage of C B , respectively, and ω is the angular frequency of the ac mains. Therefore, the low-frequency ripple voltage affects k according to
Moreover, for calculating the overall efficiency, k(t) can be averaged over the ac mains period and represented by
which is consistent with the results reported by Garcia et al. [7] , [8] . Furthermore, according to (5), the input voltage of the buck-boost converter is determined by V out and k(t). Now, if we ignore the effect of the controller on the load transient 
where ∆I bb is the change in input current of the buck-boost converter at the load transient period, ∆t is the transient response time, and L 2 is the inductance of the converter. Assume that the duty cycle is unity in the transient period. Since the current-fed full-bridge converter is controlled by a low bandwidth (one-fifth of the ac mains frequency) voltage control loop to maintain PFC [13] , only the buck-boost converter would provide transient power to the load. Suppose the load changes from 10% to 90% of the full load condition during transient. Then, we have
where P out is the full output power drawn from the load. Therefore, putting (8) in (7), the transient response time is expressed as
Referring to (5), the low-frequency ripple voltage is one of the parameters that affect the load transient response. Fig. 5 shows the simulation results based on (5) and (10) to illustrate the relation between the transient time and the split factor for different output voltages. For brevity, the transient response time can be normalized as
where f 1 is in proportion to the transient response time. In Fig. 5 , k(t) T is fixed at 0.5, and v r is equal to V B . The transient response time of the voltage regulator increases as k(t) and V out increase. Evidently, the split factor k(t) not only controls the efficiency gain of the power supply, but also affects the load transient response of the voltage regulator.
C. Split Factor Versus Size of the Storage Element
The storage element plays an important role in any ac-dc PFC power supplies. Suppose the current-fed full-bridge converter delivers a constant output power, P P1 . Then, the power drawn from the ac mains with unity power factor is
The minimum stored energy necessary for achieving unity power factor is equal to the difference between the energy consumed by the constant power load and the energy delivered by the ac mains during one-quarter of its period π/2ω starting with zero energy. The energy consumed by the load during
The energy delivered by the ac mains during 0 < t < π/2ω is
The minimum stored energy of the storage element is the difference between the two energies, i.e.,
In the noncascading PFC power supply, the storage element is a capacitor C B . Referring to Fig. 4 , the energy stored in the capacitor is
Using (15) and (16), we get
Thus, the voltage ripple amplitude can be reduced by using a large capacitor under a high static stress. In the case of the noncascading PFC power supply, to maintain the unity-powerfactor operation and output voltage regulation, the size of the storage capacitance required is minimal if the capacitor voltage is allowed to vary at twice the value of the static voltage during each half of the ac mains period, i.e., v r = 2V B . The minimum size of storage capacitance required is
The normalized minimum capacitance can be written as
According to (5) and (19), the relation between the normalized minimum capacitance f 2 and k(t) T at different output voltages are shown graphically in Fig. 6 . The minimum capacitance required increases with k(t) T and V out , as V B depends on these two factors. In Fig. 6 , we maintain v r at twice the value of V B to achieve the condition for minimum storage capacitance. However, in practice, the ripple voltage should be kept as small as possible to provide a stable input voltage source for the voltage regulator operation. Moreover, to maintain a high power factor, the preregulator can only provide a slow output voltage transient response; the buffer energy stored in C B becomes a critical parameter. The minimum energy stored in C B is calculated by 
III. CIRCUIT OVERVIEW
A. Preregulator Stage
In this paper, we use the current-fed full-bridge converter as the PFC preregulator [4] , [14] - [16] . The input current of this converter can be fully controlled to achieve the required PFC function. In addition, the size and cost of the input boost inductor can be reduced due to its frequency-doubling effect. Also, the transformer provides galvanic isolation and steps down the output voltage. However, the leakage inductance of the transformer generates high voltage spikes on the power switches, when the switches are turned off. A simple method to suppress the voltage spikes is to use a passive or active snubber circuit at the expense of some power loss.
The simplified circuit of the current-fed full-bridge converter is shown in Fig. 7(a) . The set of waveforms that relate the ideal gate timing with the corresponding inductor current and transformer voltage is shown in Fig. 7(b) . It is easy to see that the operation of this converter resembles that of a typical boost converter. The conversion ratio is controlled by the phase difference between S 1 and S 2 . It can be easily derived by applying the principle of volt-second balance to the inductor current waveform, i.e.,
Thus, the conversion ratio is which is similar to that of a typical boost converter conversion ratio with an additional factor of N s /N p due to the transformer turns ratio.
B. Voltage Regulator Stage
Based on the description in Section II, the voltage regulator processes only part of the total output power in the steadystate loading condition. However, during load transient, the buck-boost converter is required to deliver the total transient output power due to the slow voltage control loop of the preregulator. Fig. 8 shows the relation between the power, P direct , drawn from the ac mains through the preregulator to the load and the power, P P2 , drawn from C B through the voltage regulator to the load. The power handled by the voltage regulator is dependent on k(t) T and the load transient power level. While the semiconductor devices of the voltage regulator are selected to operate for the maximum output power, the thermal design of the voltage regulator would only need to process part of the total output power, i.e., depending on the split factor. The buck-boost converter, theĆuk converter and any isolated converters [8] , [12] are suitable candidates for the voltage regulator because, in this noncascading configuration, the negative input terminal must be connected to the positive output terminal according to Fig. 3 . The buck-boost converter is chosen here because of the simple control circuit design.
The buck-boost converter is required to handle power according to the split factor k(t) T and the transient load power level. During load transient, as mentioned earlier, the converter has to provide the total transient output power for a short duration. Our design employs the zero-voltage-transition (ZVT) technique [17] , in which the voltage stress of switching devices is clamped at a level equal to V B + V out . The simplified voltage regulator is shown in Fig. 9 . The basic components of the buck-boost converter include S 5 , D 5 , and L 2 . ZVT is achieved by an auxiliary switch, S 6 , a power diode, D 6 , and a resonant network, which consists of L r and C r . This technique can provide zero-voltage switching in S 5 , and also reduce power loss in D 5 due to a longer reverse recovery time.
IV. EXPERIMENTAL VERIFICATION
A. Implementation
A laboratory prototype has been constructed to meet the following major design specifications: the input voltage is 220 V ac , the ac mains frequency is 50 Hz, the voltage of the energy storage element is 83 V dc , the output voltage is 72 V dc , the output power is 1 kW, and the switching frequency for both regulators is 50 kHz. The list of components of the preregulator and the voltage regulator are shown in Tables I and II , respectively. Fig. 10 shows the implemented schematic diagram of the noncascading PFC power supply with the control circuitries. Two passive snubber circuits are added in the primary side to suppress the primary switch voltage stress. In the voltage regulator, to prevent the parasitic ringing between L r and the output capacitor of S 6 , two diodes, D 7 and D 8 , are added. A turn-off snubber circuit is also attached in the secondary side power switch, S 5 , to clamp the voltage stress.
Average current mode control based on the PFC controller UC3854A is employed to control the current-fed full-bridge converter. There are four active switches, which have to be controlled to realize the PFC function. Thus, additional logic circuits are required to generate the required gating pulses according to Fig. 7(b) . For simplification, the circuit design peak current mode control based on UC3842 is employed in the buck-boost converter to provide the voltage regulation. The subharmonic oscillation will occur when the converter duty cycle is larger than 0.5. Therefore, 0.46 is an appropriate value of k(t) T to keep the duty cycle below 0.5 for this circuit. If k(t) is larger than 0.5, the average current mode control can be employed in the buck-boost converter but the control circuit is relatively complicated. The gate signal of the auxiliary switch for ZVT operation is attained by a voltage comparator with a simple logic circuit.
B. Experimental Results
In this section, the advantages of the noncascading power supply are demonstrated experimentally. Fig. 11 shows two overall efficiency curves to confirm the efficiency formulas (1) and (6) . The measured overall efficiency of the power supply under study is 87% at 1 kW output power. The main power loss is in the snubber circuits of the preregulator. Fig. 12 shows the efficiency comparison of the noncascaded connection with the classical two-stage cascade structure. The circuit is tested over a power range from 170 W to 1 kW, as the buck-boost converter is designed to provide 1 kW output power for a short duration. The efficiency gain of the noncascaded connection is around 6% at 1 kW, compared with the classical (cascade) connection.
Figs. 13 and 14 show the waveforms of the current-fed fullbridge converter at 1 kW output power. The upper trace is the current of the inductor, L i . The middle trace and the lower trace are V ds of S 2 and V ds of S 4 , respectively. The voltage spikes on the switches are around 750 V at full load condition. The spikes are generated by a resonant network, which is composed of Fig. 16 shows the different output voltage waveforms of the preregulator and the voltage regulator. Fig. 17 depicts the performance of the noncascading power supply for a step load change from 500 W to 1 kW. Fig. 18 shows the power supply waveforms under a negative load step from 1 kW to 500 W at the maximum input power condition. The output voltage is inevitably overshot because the output power of the preregulator is controlled by the slow response voltage control loop.
Finally, to verify the PFC function, the harmonic distortions are measured for different output power levels, as shown in Obviously, the overall efficiency of the noncascading PFC power supply is generally improved, but often at a price. The split factor k(t) T is one crucial parameter in the design. It affects the overall efficiency, the transient response and the size of the energy storage, as mentioned before. Therefore, care should be taken to select k(t) T to optimize the performance of this noncascading PFC power supply according to the specific application concerned.
V. CONCLUSION
In this paper, the practical design constraints of power-factorcorrection power supplies that use a noncascading structure have been studied. The results complement the prior study on the topologies and basic synthesis processes, and provide further information about the design of such power supplies. In particular, a 1 kW isolated PFC power supply using a noncascading connection of a current-fed full-bridge converter and a buck-boost converter has been thoroughly investigated. According to the (R 2 P 2 ) principle, the overall efficiency of the noncascading power supply can be improved because part of the output power of the preregulator is transferred directly from the input to the regulated output. This paper presents some design criteria for this noncascading PFC power supply, which include the relationships between the split factor, the load transient response and the energy storage requirement. The overall efficiency can be improved by increasing the split factor, but the load transient response time and the energy storage requirement will be deteriorated. Furthermore, to maintain the output voltage of the power supply without low frequency ripple voltage, a substantial energy storage is required. Some practical problems related to the implementation of the currentfed full-bridge converter and the buck-boost converter are discussed. A 1 kW experimental prototype has been built with zero-voltage-switching incorporated in the voltage regulator stage. The measured results are presented to validate the analytical prediction.
